PATENT

W&B Ref. No.: INF 2071-US Atty, Dkt. No. INFNWB0040

THE CLAIMS LANGE OF THE CLAIMS

3

÷713 623 4845

Please amend the claims as follows:

· wasterno mercinaline estudiade

(Currently Amended)

A method for producing an antifuse structure in a substrate, comprising:

The substrate, the conductive region on in the substrate, the conductive region defining a first upper surface and a first lateral boundary surface which meet at an angle to form an edge;

forming a nonconductive region adjoining the conductive region en in the substrate, the nonconductive region defining a second upper surface and a second lateral boundary surface; wherein the first and second lateral boundary surfaces are in facing relationship and form an interface; and

forming a dielectric layer over at least a portion of the first upper surface of the conductive region, and at least a portion of the edge, and at least a portion of the second upper surface, whereby an area of relatively increased field strength is produced during application of a programming voltage to form a breakdown channel in the dielectric layer.

- The method of claim 1, forming a conductor on the dielectric layer. (Original) 2.
- The method of claim 1, wherein the conductive region defines a (Original) 3. comer and wherein forming the dielectric layer comprises forming the dielectric layer over the corner.
- The method of claim 1, wherein the first lateral boundary surface is (Original) 4. substantially orthogonal to a lower surface of the dielectric layer interfacing with the edge.
- The method of claim 1, wherein the conductive region is a doped (Original) 5. semiconductor region.

Page 2

338498_1

PATENT W&B Ref. No.: INF 2071-US Att. Dkl. No. INFN/WB0040

Atty. Dkl. No. INFNWB0030

6. (Original) The method of claim 1, wherein the nonconductive region comprises at least one of SiO₂ and SiN.

(Original): Altheimethodofclaim I wherein the dielectric layer comprises SiN

- 8. (Original) The method of claim 1, wherein the monconductive region comprises at least one of SiO₂ and SiN and wherein the dielectric layer comprises SiN.
- (Original) The method of claim 1, wherein the dielectric layer is disposed over at least a portion of the nonconductive region.
- 10. (Currently Amended) A method of blowing an antifuse, comprising:
 - a) providing an antifuse, comprising:
- a conductive region, the conductive region defining a first upper surface and a first lateral boundary surface which meet at an angle to form an edge;
 - a nonconductive region adjoining the conductive region, the nonconductive region defining a second upper surface and a second lateral boundary surface; wherein the first and second lateral boundary surfaces are in facing relationship and form an interface; and
- a dielectric layer disposed over at least a portion of the first upper surface of the conductive region, and at least a portion of the edge, and at least a portion of the second upper surface; and
- b) applying a programming voltage to the antifuse to form a breakdown channel in the dielectric layer, whereby an area of relatively increased field strength is produced along the edge.
- 11. (Original) The method of claim 10, wherein the conductive region defines a corner and wherein the dielectric layer is disposed over the corner and wherein applying the programming voltage results in a further area of relatively increased field strength.

Page 3

PATENT ISB Ref. No.: INF 2071-US

W&B Ref. No.: INF 2071-US Atty. Dkt. No. INFN/WB0030

- 12. (Original) The method of claim 10, wherein the dielectric layer is disposed over at least a portion of the nonconductive region.
- 13. (Original) The method of claim 10, wherein the antifuse further comprises a
- 14. (Currently Amended)

 An antifuse, comprising:

 a first conductive region, the first conductive region defining a first upper surface

 and a first lateral boundary surface which meet at an angle to form an edge;

a nonconductive region adjoining the first conductive region, the nonconductive region defining a second upper surface and a second lateral boundary surface; wherein the first and second lateral boundary surfaces are in facing relationship and form an interface;

a dielectric layer disposed over at least a portion of the first upper surface of the first conductive region, and at least a portion of the edge, and at least a portion of the second upper surface, whereby an area of relatively increased field strength is produced during application of a programming voltage to form a breakdown channel in the dielectric layer; and

a second conductive region on the dielectric layer.

- 15. (Original) The antifuse of claim 14, wherein the first conductive region defines a comer and wherein the dielectric layer is disposed over the corner.
- 16. (Original) The antifuse of claim 14, wherein the first conductive region and the nonconductive region form a substantially planar upper surface which interfaces with a lower surface of the dielectric layer.
- 17. (Original) The antifuse of claim 14, wherein the dielectric layer is disposed over at least a portion of the nonconductive region.

Page 4

PATENT W&B Ref. No. : INF 2071-US Atty. Dkt No. INFN/W80040

- 18. (Original) The antifuse of claim 14, wherein the nonconductive region comprises at least one of SiO₂ and SiN.
- 19. (Original) The antifuse of claim 14, wherein the dielectric layer comprises

20: (Original) The antifuse of claim 14, wherein the nonconductive region comprises at least one of SiO₂ and SiN and wherein the dielectric layer comprises SiN.

Please add the following new claims:

21. (New) A method for producing an antifuse structure in a substrate, comprising: forming a first conductive region in the substrate, the first conductive region defining a first upper surface and lateral boundary surfaces that meet and form a comer;

forming a nonconductive region in the substrate adjoining the first conductive region, the nonconductive region defining a second upper surface and lateral boundary surfaces that meet at the corner of the first conductive region;

forming a dielectric layer on the first and second upper surfaces overlapping at least the corner of the first conductive region; and

forming a second conductive region on the dielectric layer overlapping the comer of the first conductive region, whereby an area of relatively increased field strength is produced during application of a programming voltage to first and second conductive regions to form a breakdown channel in the dielectric layer proximate the corner of the first conductive region.

- 22. (New) The method of claim 21, wherein the lateral boundary surfaces of the first conductive region are substantially orthogonal to a lower surface of the dielectric layer.
- 23. (New) The method of claim 21, wherein the conductive region is a doped semiconductor region.

Page 5

PATENT W&B Ref. No.: INF 2071-US Atty. Dkt. No. INFNW80040

- 24. (New) The method of claim 21, wherein the nonconductive region comprises at least one of SiO₂ and SiN.
- 25. (New) The method of claim 21, wherein the dielectric layer comprises SiN.
- 26. (New) The method of claim 21, wherein the nonconductive region comprises at least one of SiO₂ and SiN and wherein the dielectric layer comprises SiN and SiN and wherein the dielectric layer comprises SiN and SiN and wherein the dielectric layer comprises SiN and SiN and single dielectric